Abstract-On-chip antennas operating in the THz frequency range are characterized by narrow bandwidth and poor radiation efficiency. This is because they are electrically very close to the ground plane that is used to shield the antenna from the lossy substrate. In this work we propose a novel approach to increase the efficiency and the bandwidth of antennas integrated on chip, by exploiting and combining the two concepts of connected arrays and artificial dielectric layers.
I. INTRODUCTION
NTEGRATED technology, especially CMOS and BiCMOS, has recently received increasing interest for its potential to drastically reduce the costs of terahertz (THz) systems and expand their use for practical applications. The main limitation to the wide spreading of THz low-cost integrated systems has been that the cut-off frequency of the transistors was well below THz frequencies. However, with the continuous advance of integrated circuit technology, the transistor operation is no longer the limiting factor [1] . The poor efficiency of on-chip antennas has now become an important bottleneck in converting the electrical signals (onchip) into radiated ones (off-chip).
A typical layer stack of a chip ( Fig. 1) consists of a thin layer of silicon dioxide (SiO 2 ), about 10 μm thick, on which the antenna is realized (e.g., a dipole or a slot antenna). A conducting ground plane shields the antenna from a thick silicon (Si) layer, since this latter is characterized by very high losses. The vicinity to the ground plane makes the antenna input impedance strongly inductive yielding extremely narrow bandwidth. Also, in the slot case, most of the power remains confined within the chip, in the form of parallel plate waveguide modes, rather than being radiated.
In this work we propose an approach to improve the performance of on-chip antennas and arrays, based on the concepts of connected array of dipoles and artificial dielectric layers (ADLs).
II. PROPOSED ANTENNA CONCEPT
Connected arrays of dipoles [2] consist of arrays with electrical connections between the elements. The electrical connection allows the current distribution to be uniform and frequency independent, unlike the sinusoidal distribution of resonant antennas (see Fig. 2 ). To achieve unidirectional radiation while maintaining wideband properties, the dipoles should be placed at the distance of about a quarter wavelength from the ground plane. However, since on chip the distance to the ground plane is only in the order of /50 at the target frequency of around 300 GHz, even connected dipoles exhibit narrow bandwidths ( Fig. 3(a) ).
To enlarge the frequency range, we propose to include artificial dielectric layers (ADLs) above the array plane ( Fig.   3(b) ). The ADLs [3] consist of a cascade of layers made of periodic metallic patches, small with respect to the wavelength, embedded in a host material in order to create an equivalent material with higher permittivity. The high electrical density enhances the radiation in the direction of the ADL, greatly reducing the negative effects of the ground plane. The ADL is anisotropic, i.e. its equivalent permittivity decreases with the angle of incidence. Thus, unlike homogenous dielectrics, total internal reflection at the interface between ADL and air does not occur, with almost negligible power being lost into surface waves. The fabrication of the ADL can be performed with a CMOS backend compatible integrated circuit process, as demonstrated in [3] . Figure 3(b) shows the active reflection coefficient when a connected array unit cell is loaded with a 7-layer artificial dielectric. The presented results are calculated with an analytical method developed by the authors in [2] , [4] - [6] . Simulated results obtained with the commercial electromagnetic solver CST Microwave Studio [7] are also included in Fig. 3(b) for validation, and they show good agreement with our method. It is apparent, by comparing Fig.  3(a) with Fig. 3(b) , that the presence of artificial dielectric greatly enhances the bandwidth, that increase from about 10 GHz to 100 GHz, centered at 300 GHz.
III. FINITE ARRAY SIMULATIONS
The active reflection coefficient in Fig. 3 refers to infinite array simulations. However, the unit-cell approximation is representative only of the behavior of large arrays. To assess also the performance expected for small arrays, we report the simulations of a 8-element array. The array layout is depicted in Fig. 4 and consists of 2×4 connected dipoles with a finite size ADL structure on top. The entire array has been simulated with CST and achieves an active reflection coefficient lower than −10 dB over 14% bandwidth, centered at 285 GHz ( Fig.  5(a) ). The achieved bandwidth is narrower than the infinite array approximation, as expected from an array of small dimensions.
The total simulated efficiency, which includes the Ohmic and dielectric losses, as well as the mismatch losses, is higher than 60% within the matching bandwidth (Fig. 5(b) ). Ohmic losses are lower than 2 dB, when considering aluminum as the metal for ADL (with conductivity of = 2.6 × 10 S/m), and copper for dipoles and the ground plane ( = 4.5 × 10 S/m).
The radiated gain patterns are presented in Fig. 6 , for three frequencies within the bandwidth of operation. The array provides a maximum gain higher than 8.5 dB.
IV. CONCLUSIONS
An approach to realize efficient and wideband radiation from chips was presented. This antenna solution merges the concepts of connected arrays and ADL superstrates, to enhance the performance of typical on-chip radiators. Infinite array simulation show that bandwidth up to 33% can be achieved with active reflection coefficient lower than −10 dB. A design example of a small array was also provided, consisting of an array of 2×4 connected dipoles, operating in the presence of a 7-layer ADL superstrate. The simulated performance indicates a bandwidth of 14%, total efficiency exceeding 60% and maximum gain higher than 8.5 dB. 
